𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE 2011 IEEE 29th International Conference on Computer Design (ICCD 2011) - Amherst, MA, USA (2011.10.9-2011.10.12)] 2011 IEEE 29th International Conference on Computer Design (ICCD) - Fast and compact binary-to-BCD conversion circuits for decimal multiplication

✍ Scribed by Al-Khaleel, Osama; Al-Qudah, Zakaria; Al-Khaleel, Mohammad; Papachristou, Christos A.; Wolff, Francis G.

Book ID: 118056095
Publisher: IEEE
Year: 2011
Weight: 999 KB
Volume: 0
Category: Article
ISBN: 1457719525
DOI: 10.1109/iccd.2011.6081401

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2011 IEEE 29th International Confe

[IEEE 2011 IEEE 29th International Conference on Computer Design (ICCD 2011) - Amherst, MA, USA (2011.10.9-2011.10.12)] 2011 IEEE 29th International Conference on Computer Design (ICCD) - Hardware Trojans: The defense and attack of integrated circuits

✍ Reece, Trey; Robinson, William H. 📂 Article 📅 2011 🏛 IEEE ⚖ 1020 KB

[IEEE 2011 IEEE 29th International Confe

[IEEE 2011 IEEE 29th International Conference on Computer Design (ICCD 2011) - Amherst, MA, USA (2011.10.9-2011.10.12)] 2011 IEEE 29th International Conference on Computer Design (ICCD) - Energy-efficient multi-level cell phase-change memory system with data encoding

✍ Wang, Jue; Dong, Xiangyu; Sun, Guangyu; Niu, Dimin; Xie, Yuan 📂 Article 📅 2011 🏛 IEEE ⚖ 909 KB

[IEEE 2011 IEEE 29th International Confe

[IEEE 2011 IEEE 29th International Conference on Computer Design (ICCD 2011) - Amherst, MA, USA (2011.10.9-2011.10.12)] 2011 IEEE 29th International Conference on Computer Design (ICCD) - Modeling and design of a nanoscale memory cell for hardening to a single event with multiple node upset

✍ Lin, Sheng; Kim, Yong-Bin; Lombardi, Fabrizio 📂 Article 📅 2011 🏛 IEEE ⚖ 868 KB

[IEEE 2011 IEEE 29th International Confe

[IEEE 2011 IEEE 29th International Conference on Computer Design (ICCD 2011) - Amherst, MA, USA (2011.10.9-2011.10.12)] 2011 IEEE 29th International Conference on Computer Design (ICCD) - A reconfigurable fault-tolerant routing algorithm to optimize the network-on-chip performance and latency in presence of intermittent and permanent faults

✍ Jabbarvand Behrouz, Reyhaneh; Modarressi, Mehdi; Sarbazi Azad, Hamid 📂 Article 📅 2011 🏛 IEEE ⚖ 621 KB