𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE 2007 IEEE International High Level Design Validation and Test Workshop - Irvine, CA, USA (2007.11.7-2007.11.9)] 2007 IEEE International High Level Design Validation and Test Workshop - Circuit design and verication with Esterel v7 and Esterel Studio

✍ Scribed by Berry, Gerard

Book ID: 126752178
Publisher: IEEE
Year: 2007
Weight: 159 KB
Category: Article
ISBN: 1424414806
DOI: 10.1109/HLDVT.2007.4392800

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2007 IEEE International High Level

[IEEE 2007 IEEE International High Level Design Validation and Test Workshop - Irvine, CA, USA (2007.11.7-2007.11.9)] 2007 IEEE International High Level Design Validation and Test Workshop - Model-driven test generation for system level validation

✍ Mathaikutty, Deepak A.; Sumit Ahuja, ; Ajit Dingankar, ; Sandeep Shukla, 📂 Article 📅 2007 🏛 IEEE ⚖ 259 KB

[IEEE 2007 IEEE International High Level

[IEEE 2007 IEEE International High Level Design Validation and Test Workshop - Irvine, CA, USA (2007.11.7-2007.11.9)] 2007 IEEE International High Level Design Validation and Test Workshop - Formal model construction using HDL simulation semantics

✍ Buck, Joseph; Wang, Dong; Zhu, Yunshan 📂 Article 📅 2007 🏛 IEEE ⚖ 212 KB

[IEEE 2007 IEEE International High Level

[IEEE 2007 IEEE International High Level Design Validation and Test Workshop - Irvine, CA, USA (2007.11.7-2007.11.9)] 2007 IEEE International High Level Design Validation and Test Workshop - Framework for fast and accurate performance simulation of multiprocessor systems

✍ Cheung, Eric; Hsieh, Harry; Balarin, Felice 📂 Article 📅 2007 🏛 IEEE ⚖ 988 KB

[IEEE 2007 IEEE International High Level

[IEEE 2007 IEEE International High Level Design Validation and Test Workshop - Irvine, CA, USA (2007.11.7-2007.11.9)] 2007 IEEE International High Level Design Validation and Test Workshop - FFT Compiler: from math to efficient hardware HLDVT invited short paper

✍ Milder, Peter A.; Franchetti, Franz; Hoe, James C.; Puschel, Markus 📂 Article 📅 2007 🏛 IEEE ⚖ 769 KB

[IEEE 2007 IEEE International High Level

[IEEE 2007 IEEE International High Level Design Validation and Test Workshop - Irvine, CA, USA (2007.11.7-2007.11.9)] 2007 IEEE International High Level Design Validation and Test Workshop - Hierarchical cache coherence protocol verification one level at a time through assume guarantee

✍ Xiaofang Chen, ; Yu Yang, ; Delisi, Michael; Ching-Tsun Chou, 📂 Article 📅 2007 🏛 IEEE ⚖ 280 KB

[IEEE 2007 IEEE International High Level

[IEEE 2007 IEEE International High Level Design Validation and Test Workshop - Irvine, CA, USA (2007.11.7-2007.11.9)] 2007 IEEE International High Level Design Validation and Test Workshop - An approach for computing the initial state for retimed synchronous sequential circuits

✍ Chabini, Noureddine; Wolf, Wayne 📂 Article 📅 2007 🏛 IEEE ⚖ 637 KB