✦ LIBER ✦

Hybrid cache architecture for high-speed packet processing

✍ Scribed by Liu, Z.; Zheng, K.; Liu, B.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fully hardware based WFQ architecture fo

✍ Kieran McLaughlin; Dwayne Burns; Ciaran Toal; Colm McKillen; Sakir Sezer 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 659 KB

High-speed surface display through hybri

✍ Yamaguchi, Masahiro; Oh-Ishi, Satoru; Ohyama, Nagaaki; Honda, Toshio; Tsujiuchi, 📂 Article 📅 1990 🏛 Optical Society of America 🌐 English ⚖ 420 KB

A programmable state machine architectur

✍ Wangyang Lai; Chin-Tau Lea 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 319 KB

Hybrid buffering architecture for packet

✍ Ahmed Galib Reza; Hyotaek Lim 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 314 KB

An optimum parallel architecture for hig

✍ Lang, G.R.; Dharssi, M.; Longstaff, F.M.; Longstaff, P.S.; Metford, P.A.S.; Rimm 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 822 KB

High-speed, compact silicon and hybrid p

✍ Su, Yikai ;Zhou, Gan ;Li, Fei ;Wang, Tao 📂 Article 📅 2011 🏛 Higher Education Press and Springer 🌐 English ⚖ 328 KB