✦ LIBER ✦

A programmable state machine architecture for packet processing

✍ Scribed by Wangyang Lai; Chin-Tau Lea

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Hybrid cache architecture for high-speed

✍ Liu, Z.; Zheng, K.; Liu, B. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 592 KB

A Fully Programmable Computing Architect

✍ Schneider, F.K.; Agarwal, A.; Yang Mo Yoo; Fukuoka, T.; Yongmin Kim 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 383 KB

Packet Processing acceleration with a 3-

✍ Papaefstathiou, I.; Vlachos, K.; Nikolaou, N.; Zervos, N.; Lawrence, V.B. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 222 KB

A scheduler ASIC for a programmable pack

✍ Zhang, L.L.; Beacham, B.; Hashemi, M.R.; Chow, P.; Leon-Garcia, A. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 126 KB

A programmable architecture for OFDM-CDM

✍ Kwang-Cheng Chen; Shan-Tsung Wu 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 567 KB

Functionally partitioned module-based pr

✍ Simon Leung; Adam Postula 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 348 KB