๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Hybrid BIST energy minimisation technique for system-on-chip testing

โœ Scribed by Jervan, G.; Peng, Z.; Shchenova, T.; Ubar, R.


Book ID
114448677
Publisher
The Institution of Electrical Engineers
Year
2006
Tongue
English
Weight
459 KB
Volume
153
Category
Article
ISSN
1350-2387

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


[IEEE Computer Soc Proceedings. 18th Int
โœ Lingapan, L.; Ravi, S.; Raghunathan, A.; Jha, N.K.; Chakradhar, S.T. ๐Ÿ“‚ Article ๐Ÿ“… 2005 ๐Ÿ› IEEE Computer Soc ๐ŸŒ English โš– 256 KB

A January 2005 conference fostered interaction between the domains of system architecture, logic and circuit design, and device fabrication. Design automation, embedded systems design, rapid prototyping, and embedded software design were some other themes. Papers from the conference focus on power-a