✦ LIBER ✦

Hitachi reduces gate-array development time

Book ID: 114441809
Publisher: The Institution of Electrical Engineers
Year: 1987
Weight: 256 KB
Volume: 33
Category: Article
ISSN: 0013-5127
DOI: 10.1049/ep.1987.0092

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Development of a fast time-to-digital co

Development of a fast time-to-digital converter using a programmable gate array

✍ Shun'ichi Mine; Katsuo Tokushuku; Sakue Yamada 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 403 KB

Development of a 50,000-gate programmabl

Development of a 50,000-gate programmable logic device for gate array prototyping

✍ Richard Shaw Terrill 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 344 KB

MHS develop gate array libraries for Dai

MHS develop gate array libraries for Daisy workstations

✍ MHS; Daisy Systems Corporation 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 154 KB

Comtec range of digitizers ## Comtec introduces range of digitizing tablets Comtec Data Systems Ltd has introduced a range of high resolution digitizing tablets into the UK. The tablets are manufactured by the Numonics Corporation in the USA. The Numonics 2200 series of digitizers vary in working

Time complexity of gate assignment probl

Time complexity of gate assignment problem in one-dimensional array

✍ Takashi Fujii; Tohru Kikuno; Noriyoshi Yoshidas; Hideya Horikawa 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 591 KB

Reducing Gated IMRT Delivery Times: Dual

Reducing Gated IMRT Delivery Times: Dual-gated Delivery Optimization and Implementation

✍ S. Geneser; B. Fahimian; K. Kielar; L. Xing 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 41 KB

Virtual test reduces semiconductor produ

Virtual test reduces semiconductor product development time

✍ Hogan, T.; Heffernan, D. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 673 KB