𝔖 Bobbio Scriptorium

✦ LIBER ✦

Highly concurrent reduced-complexity 2-D systolic array for discrete Fourier transform

✍ Scribed by Meher, P.K.

Book ID: 120257544
Publisher: IEEE
Year: 2006
Tongue: English
Weight: 267 KB
Volume: 13
Category: Article
ISSN: 1070-9908
DOI: 10.1109/LSP.2006.873149

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE VLSI Signal Processing, VIII - Sak

[IEEE VLSI Signal Processing, VIII - Sakai, Japan (16-18 Sept. 1995)] VLSI Signal Processing, VIII - A scalable systolic array architecture for 2D discrete wavelet transforms

✍ Chen, J.; Bayoumi, M.A. 📂 Article 📅 1995 🏛 IEEE ⚖ 538 KB

[IEEE 38th Midwest Symposium on Circuits

[IEEE 38th Midwest Symposium on Circuits and Systems. - Rio de Janeiro, Brazil (13-16 Aug. 1995)] 38th Midwest Symposium on Circuits and Systems. Proceedings - A scalable systolic array architecture for the 2D discrete wavelet transform

✍ Jijun Chen, ; Bayoumi, M.A. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 28 KB

[IEEE APCCAS'94 - 1994 Asia Pacific Conf

[IEEE APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems - Taipei, Taiwan (5-8 Dec. 1994)] Proceedings of APCCAS'94 - 1994 Asia Pacific Conference on Circuits and Systems - A linear systolic array for the 2-D discrete cosine transform

✍ Chin-Liang Wang, ; Chang-Yu Chen, 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 666 KB