✦ LIBER ✦

[IEEE VLSI Signal Processing, VIII - Sakai, Japan (16-18 Sept. 1995)] VLSI Signal Processing, VIII - A scalable systolic array architecture for 2D discrete wavelet transforms

✍ Scribed by Chen, J.; Bayoumi, M.A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE VLSI Signal Processing, VIII - Sak

✍ Diguet, J.P.; Sentieys, O.; Philippe, J.L.; Martin, E. 📂 Article 📅 1995 🏛 IEEE ⚖ 591 KB

[IEEE VLSI Signal Processing, VIII - Sak

✍ Seehyun Kim, ; Ki-Il Kum, ; Wonyong Sung, 📂 Article 📅 1995 🏛 IEEE ⚖ 554 KB