✦ LIBER ✦

High-yield process for GaAs enhancement-mode MESFET integrated circuits

✍ Scribed by Mun, J.; Phillips, J.A.; Barry, B.E.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Multifunction SAG process for high-yield

✍ Bahl, I.J.; Drinkwine, M.J.; Geissberger, A.E.; Griffin, E.L.; Grzyb, J.A. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 856 KB

A possible scaling limit for enhancement

✍ Hirose, M.; Uchitomi, N. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 461 KB

Low-temperature buffer GaAs MESFET techn

✍ Delaney, M.J.; Chou, C.S.; Larson, L.E.; Jensen, J.F.; Deakin, D.S.; Brown, A.S. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 240 KB

A high yield buried p-layer fabrication

✍ Sadler, R.A.; Studtmann, G.D.; Geissberger, A.E.; Singh, H.P. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 932 KB

Integration of high-Q GaAs varactor diod

✍ McDermott, M.G.; Sweeney, C.N.; Benedek, M.; Borelli, J.J.; Dawe, G.; Raffaelli, 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 837 KB

Integration of InAlAs/InGaAs/InP enhance

✍ Mahajan, A.; Fay, P.; Arafa, M.; Adesida, I. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 85 KB