𝔖 Bobbio Scriptorium

✦ LIBER ✦

High-voltage DMOS integrated circuits using floating-gate protection technique

✍ Scribed by Robert Chebli; Mohamad Sawan; Kamal El-Sankary; Yvon Savaria

Book ID: 106342655
Publisher: Springer
Year: 2009
Tongue: English
Weight: 693 KB
Volume: 62
Category: Article
ISSN: 0925-1030
DOI: 10.1007/s10470-009-9363-1

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On-chip high-voltage generation in MNOS

On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique

✍ Dickson, J.F. 📂 Article 📅 1976 🏛 IEEE 🌐 English ⚖ 671 KB

[IEEE Tutorial (ICICDT) - Grenoble, Fran

[IEEE Tutorial (ICICDT) - Grenoble, France (2008.06.2-2008.06.4)] 2008 IEEE International Conference on Integrated Circuit Design and Technology and Tutorial - Low-voltage 6T FinFET SRAM cell with high SNM using HfSiON/TiN gate stack, fin widths down to 10nm and 30nm gate length

✍ Collaert, N.; von Arnim, K.; Rooyackers, R.; Vandeweyer, T.; Mercha, A.; Parvais 📂 Article 📅 2008 🏛 IEEE ⚖ 475 KB

[IEEE 11th International Symposium on Po

[IEEE 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD '99 - Toronto, Ont., Canada (26-28 May 1999)] 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312) - New high voltage integrated circuits using self-shielding technique

✍ Yamazaki, T.; Kumagai, N.; Oyabe, K.; Tada, G.; Takeda, H.; Seki, Y.; Sakurai, K 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 335 KB