✦ LIBER ✦

High-temperature leakage current suppression in CMOS integrated circuits

✍ Scribed by Nordquist, S.E.; Haslett, J.W.; Trofimenkoff, F.N.

Book ID: 115453434
Publisher: The Institution of Electrical Engineers
Year: 1989
Tongue: English
Weight: 300 KB
Volume: 25
Category: Article
ISSN: 0013-5194
DOI: 10.1049/el:19890761

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Transient characteristic analysis of hig

Transient characteristic analysis of high temperature CMOS digital integrated circuits

✍ Ke Daoming; Feng Yaolan; Tong Qinyi; Ke Xiaoli 📂 Article 📅 1994 🏛 SP Science Press 🌐 English ⚖ 456 KB

Prolog to: Leakage current mechanisms an

Prolog to: Leakage current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits

✍ Falk, H. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 147 KB

High-temperature latchup characteristics

High-temperature latchup characteristics in VLSI CMOS circuits

✍ Shoucair, F.S. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 327 KB

Modeling of substrate leakage currents i

Modeling of substrate leakage currents in a high-voltage CMOS rectifier

✍ Lei Zou; Torben Larsen 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 602 KB

Standby power consumption estimation by

Standby power consumption estimation by interacting leakage current mechanisms in nanoscaled CMOS digital circuits

✍ Paulo F. Butzen; Leomar S. da Rosa Jr; Erasmo J.D. Chiappetta Filho; André I. Re 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 797 KB

Leakage currents are gaining importance as design parameters in nanometer CMOS technologies. A novel leakage current estimation method, which takes into account the dependency of leakage mechanisms, is proposed for general CMOS complex gates, including non-series-parallel transistor arrangements, no

Three-dimensional CMOS SOI integrated ci

Three-dimensional CMOS SOI integrated circuit using high-temperature metal-induced lateral crystallization

✍ Chan, V.W.C.; Chan, P.C.H.; Mansun Chan 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 142 KB