✦ LIBER ✦

High-speed on-chip ECC for synergistic fault-tolerance memory chips

✍ Scribed by Fifield, J.A.; Stapper, C.H.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High-reliability fault-tolerant 16-MBit

✍ Stapper, C.H.; Fifield, J.A.; Kalter, H.L.; Klaasen, W.A. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 845 KB

Improved yield models for fault-tolerant

✍ Stapper, C.H. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 864 KB

Fault-Tolerant Network Interfaces for Ne

✍ Fiorin, Leandro; Sami, Mariagiovanna 📂 Article 📅 2014 🏛 IEEE 🌐 English ⚖ 692 KB

Fault-tolerant memory organization: Impa

✍ Naden, R.; West, F. 📂 Article 📅 1974 🏛 IEEE 🌐 English ⚖ 386 KB

A compact on-chip ECC for low cost flash

✍ Tanzawa, T.; Tanaka, T.; Takeuchi, K.; Shirota, R.; Aritome, S.; Watanabe, H.; H 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 181 KB

Fault-tolerance considerations for redun

✍ Ciciani, B. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 888 KB