✦ LIBER ✦

High-Speed Computer Multiplication Using a Multiple-Bit Decoding Algorithm

✍ Scribed by Ling, H.

Book ID: 114587722
Publisher: IEEE
Year: 1970
Tongue: English
Weight: 613 KB
Volume: C-19
Category: Article
ISSN: 0018-9340
DOI: 10.1109/t-c.1970.223020

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A high speed velocity control algorithm

A high speed velocity control algorithm of multiple stepper motors

✍ D.O. Carrica; S.A. González; M. Benedetti 📂 Article 📅 2004 🏛 Elsevier Science 🌐 English ⚖ 667 KB

When the applications involve the simultaneous control of multiple stepper motors conventional on-line control algorithms fail to produce a high speed step rate. An analysis of the problem is presented and an algorithm [Proc IMechE Part I: J Systems and Control Engineering 217 ( 2003) 359] is applie

High-speed decoding of BCH codes using a

High-speed decoding of BCH codes using a new error-evaluation algorithm

✍ Toshio Horiguchi 📂 Article 📅 1989 🏛 John Wiley and Sons 🌐 English ⚖ 603 KB

A fast algorithm for computing multiplic

A fast algorithm for computing multiplicative inverses in GF(2m) using normal bases

✍ Toshiya Itoh; Shigeo Tsujii 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 293 KB

A rapid algorithm and a computer program

A rapid algorithm and a computer program for multiple test procedures using logical structures of hypotheses

✍ Gerhard Hommel; Gudrun Bernhard 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 268 KB

A high speed Viterbi decoder using path

A high speed Viterbi decoder using path limited PRML method and its application to 1/2 inch HD full bit rate digital VCR

✍ Hara, M.; Yoshinaka, T.; Sugizaki, Y.; Ohura, S. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 479 KB

Robot control computation in microproces

Robot control computation in microprocessor systems with multiple arithmetic processors using a modified DF/IHS scheduling algorithm

✍ Ahmad, S.; Li, B. 📂 Article 📅 1989 🏛 Institute of Electrical and Electronics Engineers ⚖ 976 KB