✦ LIBER ✦

Hierarchical specification and switch-level simulation of digital circuits

✍ Scribed by Soegaard-Knudsen, M.

Book ID: 114454153
Publisher: The Institution of Electrical Engineers
Year: 1985
Weight: 662 KB
Volume: 132
Category: Article
ISSN: 0143-7100
DOI: 10.1049/ip-i-1.1985.0022

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Hierarchical specification and switch-le

Hierarchical specification and switch-level simulation of digital circuits

✍ Soegaard-Knudsen, M. 📂 Article 📅 1985 🏛 The Institution of Electrical Engineers ⚖ 657 KB

Formal verification of memory circuits b

Formal verification of memory circuits by switch-level simulation

✍ Bryant, R.E. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 988 KB

Switch-level simulation of total dose ef

Switch-level simulation of total dose effects on CMOS VLSI circuits

✍ Bhuva, B.L.; Paulos, J.J.; Gyurcsik, R.S.; Kerns, S.E. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 613 KB

On the formal specification and verifica

On the formal specification and verification of digital circuits

✍ Peter J. de Graaff 📂 Article 📅 1990 🏛 Elsevier Science ⚖ 546 KB

Switching activity evaluation of CMOS di

Switching activity evaluation of CMOS digital circuits using logic timing simulation

✍ Juan-Chico, J.; Bellido, M.J.; Ruiz-de-Clavijo, P.; Baena, C.; Jiménez, C.J.; V 📂 Article 📅 2001 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 394 KB

Simulation and analysis of transient fau

Simulation and analysis of transient faults in digital circuits

✍ Yang, F.L.; Saleh, R.A. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 748 KB