𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Heuristic search for adaptive, defect-tolerant multiprocessor arrays

✍ Scribed by Vasilikos, Vasileios; Smaragdos, Georgios; Strydis, Christos; Sourdis, Ioannis


Book ID
121422607
Publisher
Association for Computing Machinery
Year
2013
Tongue
English
Weight
512 KB
Volume
12
Category
Article
ISSN
1539-9087

No coin nor oath required. For personal study only.

✦ Synopsis


In this article, new heuristic-search methods and algorithms are presented for enabling highly efficient and adaptive, defect-tolerant multiprocessor arrays. We consider systems where a homogeneous multiprocessor array lies on top of reconfigurable interconnects which allow the pipeline stages of the processors to be connected in all possible configurations. Considering the multiprocessor array partitioned in substitutable units at the granularity of pipeline stages, we employ a variety of heuristic-search methods and algorithms to isolate and replace defective units. The proposed heuristics are designed for off-line execution and aim at minimizing the performance overhead necessarily introduced to the array by the interconnects' latency. An empirical evaluation of the designed algorithms is then carried out, in order to assess the targeted problem and the efficacy of our approach. Our findings indicate this to be a NP-complete computational problem, however, our heuristic-search methods can achieve, for the problem sizes we exhaustively searched, 100% accuracy in finding the optimal solution among 10
^19^
possible candidates within 2.5 seconds. Alternatively, they can provide near-optimal solutions at an accuracy which consistently exceeds 70% (compared to the optimal solution) in only 10
^-4^
seconds.


📜 SIMILAR VOLUMES


Hierarchical redundancy for two-dimensio
✍ Nobuo Tsuda 📂 Article 📅 1993 🏛 John Wiley and Sons 🌐 English ⚖ 847 KB

## Abstract Hierarchical redundancy using defect‐tolerant replacement circuits is proposed as a means to increase the yield of large‐area LSIs (WSIs) with mesh‐connected array structures. The defect‐tolerant replacement circuits can be constructed by using direct‐connection paths and distributed sw