✦ LIBER ✦

Gigabit Ethernet switches using a shared buffer architecture

✍ Scribed by Lau, M.V.; Shieh, S.; Pei-Feng Wang; Smith, B.; Lee, D.; Chao, J.; Shung, B.; Cheng-Chung Shih

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

40 gigabit Ethernet and 100 gigabit Ethe

✍ D'Ambrosia, J. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 244 KB

Shared-by-wavelength-switches: a node ar

✍ Chan, T.K.C.; Wong, E.W.M.; Yiu-Wing Leung 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 131 KB

Design of a CMOS buffered switch for a G

✍ Mirfakhraei, N. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 896 KB

Architecture for an optical-burst switch

✍ Cheng, Kin-On; Zhu, Yu-Dong; Cao, Xi-Ren; Tsang, Danny H. K.; Tong, Dennis T. K. 📂 Article 📅 2004 🏛 Optical Society of America 🌐 English ⚖ 777 KB

A shared buffer architecture for interac

✍ Senthil Sengodan; Victor O.K. Li 📂 Article 📅 1999 🏛 Springer US 🌐 English ⚖ 239 KB

A one-chip scalable 8*8 ATM switch LSI e

✍ Shobatake, Y.; Motoyama, M.; Shobatake, E.; Kamitake, T.; Shimizu, S.; Noda, M.; 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 768 KB