✦ LIBER ✦

A one-chip scalable 8*8 ATM switch LSI employing shared buffer architecture

✍ Scribed by Shobatake, Y.; Motoyama, M.; Shobatake, E.; Kamitake, T.; Shimizu, S.; Noda, M.; Sakaue, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 622-Mb/s 8×8 ATM switch chip set with

✍ Kondoh, H.; Notani, H.; Yamanaka, H.; Higashitani, K.; Saito, H.; Hayashi, I.; K 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 889 KB

A 10-Gb/s (1.25 Gb/s×8)4×2 0.25-μm CMOS/

✍ Oki, E.; Yamanaka, N.; Ohtomo, Y.; Okazaki, K.; Kawano, R. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 764 KB

[IEEE ICC'97 - International Conference

✍ Kolias, C.; Kleinrock, L. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 744 KB