๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Generic Processor Modeling for Automatically Generating Very Fast Cycle-Accurate Simulators

โœ Scribed by Mehrdad Reshadi; Bita Gorjiara; Nikil D. Dutt

Book ID
117907758
Publisher
IEEE
Year
2006
Tongue
English
Weight
942 KB
Volume
25
Category
Article
ISSN
0278-0070

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

Automatic generation of command level si
Automatic generation of command level simulation model of a processor from rt level description
โœ Hiroki Akaboshi; Hiroto Yasuura ๐Ÿ“‚ Article ๐Ÿ“… 1996 ๐Ÿ› John Wiley and Sons ๐ŸŒ English โš– 684 KB

In designing a digital circuit with a microprocessor, there are several simulation levels. Using a logic synthesis tool and a layout synthesis tool, a lower-level simulation model can be generated from a design RT level described in HDLs. There is trade-off between accuracy and speed of simulations.