✦ LIBER ✦

Gain-Enhanced Distributed Amplifier Using Negative Capacitance

✍ Scribed by Ghadiri, A.; Moez, K.

Book ID: 115459198
Publisher: Institute of Electrical and Electronics Engineers
Year: 2010
Tongue: English
Weight: 907 KB
Volume: 57
Category: Article
ISSN: 1549-8328
DOI: 10.1109/tcsi.2010.2055610

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Bandwidth Enhancement of On-Chip Transfo

Bandwidth Enhancement of On-Chip Transformers Using Negative Capacitance

✍ Ghadiri, Aliakbar; Moez, Kambiz 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 458 KB

Capacitance-Controlled Oscillator with E

Capacitance-Controlled Oscillator with Enhanced Tuning Range using Negative Capacitance for Time-Based Sensor Interfaces

✍ Van Rethy, Jelle; Gielen, Georges 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 439 KB

Low-power CMOS distributed amplifier usi

Low-power CMOS distributed amplifier using new cascade gain cell for high and low gain modes

✍ Farzamiyan, Amir Hossein; Hakimi, Ahmad 📂 Article 📅 2012 🏛 Springer 🌐 English ⚖ 575 KB

Gain-flattened distributed Raman amplifi

Gain-flattened distributed Raman amplifier with 38-nm bandwidth using dual-pump wavelength

✍ Mohd Adzir Mahdi; Shou-Jong Sheih 📂 Article 📅 2006 🏛 John Wiley and Sons 🌐 English ⚖ 126 KB

## Abstract In this paper, a 38‐nm wideband gain‐flattened distributed Raman amplifier utilising two pump wavelengths is experimentally demonstrated. The pump combination of 1430 and 1456 nm with 26‐nm spacing has enabled a gain flatness of less than 1.1 dB at a Raman on‐off gain of 10 dB. The flat

Two-Stage High-Gain High-Power Distribut

Two-Stage High-Gain High-Power Distributed Amplifier Using Dual-Gate GaN HEMTs

✍ Santhakumar, R.; Thibeault, B.; Higashiwaki, M.; Keller, S.; Zhen Chen; Mishra, 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 888 KB

Design of a 9 GHz CMOS low noise amplifi

Design of a 9 GHz CMOS low noise amplifier using gain-enhanced technique

✍ Sen Wang 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 405 KB

## Abstract In this article, a 9 GHz low noise amplifier (LNA) using gain‐enhanced technique is presented. The compact and high‐gain LNA with cascode topology is implemented in a standard 0.18‐μm CMOS process. The gain‐enhanced technique consists of two inductors in the common gate (CG) stage of th