Gain-Cell Embedded DRAMs for Low-Power VLSI Systems-on-Chip

✍ Scribed by Burg, Andreas; Edri, Noa; Fish, Alexander; Giterman, Robert; Meinerzhagen, Pascal; Teman, Adam

Tongue: English
Leaves: 151
Category: Library

No coin nor oath required. For personal study only.

✦ Table of Contents

Front Matter....Pages i-ix
Embedded Memories: Introduction....Pages 1-12
Gain-Cell eDRAMs (GC-eDRAMs): Review of Basics and Prior Art....Pages 13-26
Retention Time Modeling: The Key to Low-Power GC-eDRAMs....Pages 27-48
Conventional GC-eDRAMs Scaled to Near-Threshold Voltage (NTV)....Pages 49-59
Novel Bitcells and Assist Techniques for NTV GC-eDRAMs....Pages 61-90
Aggressive Technology and Voltage Scaling (Down to the Subthreshold Domain)....Pages 91-111
Novel Bitcells for Scaled CMOS Nodes and Soft Error Tolerance....Pages 113-134
Conclusions....Pages 135-139
Back Matter....Pages 141-146

✦ Subjects

Embedded computer systems;Systems on a chip;Integrated circuits -- Very large scale integration;COMPUTERS / General

📜 SIMILAR VOLUMES

System on Chip Interfaces for Low Power

📁 System on Chip Interfaces for Low Power Design

✍ Mishra, Sanjeeb; Rousseau, Vijayakrishnan; Singh, Neeraj Kumar 📂 Library 📅 2016 🏛 Morgan Kaufmann is an imprint of Elsevier 🌐 English

System on Chip Interfaces for Low Power Design provides a top-down understanding of interfaces available to SoC developers, not only the underlying protocols and architecture of each, but also how they interact and the tradeoffs involved. The book offers a common context to help understand

Embedded Software for SoC [System-on-Chi

📁 Embedded Software for SoC [System-on-Chip]

✍ Jerraya, Yoo, Werkest 📂 Library 📅 2004 🏛 Kluwer 🌐 English

Low Power Methodology Manual: For System

📁 Low Power Methodology Manual: For System-on-Chip Design

✍ Michael Keating, David Flynn, Robert Aitken, Alan Gibbons, Kaijian Shi (auth.) 📂 Library 📅 2007 🏛 Springer US 🌐 English

"Tools alone aren't enough to reduce dynamic and leakage power in complex chip designs - a well-planned methodology is needed. Following in the footsteps of the successful Reuse Methodology Manual (RMM), authors from ARM and Synopsys have written this Low Power Methodology Manual (LPMM) to

Low-Power Processors and Systems on Chip

📁 Low-Power Processors and Systems on Chips

✍ Christian Piguet 📂 Library 📅 2005 🏛 Taylor & Francis 🌐 English

The power consumption of microprocessors is one of the most important challenges of high-performance chips and portable devices. In chapters drawn from Piguet's recently published Low-Power Electronics Design, this volume addresses the design of low-power microprocessors in deep submicron technologi

Low-Power Processors and Systems on Chip

📁 Low-Power Processors and Systems on Chips

✍ Christian Piguet 📂 Library 📅 2005 🏛 CRC Press 🌐 English

Low-power processors and systems on chip

📁 Low-power processors and systems on chips

✍ Christian Piguet 📂 Library 📅 2006 🏛 CRC Press/Taylor & Francis 🌐 English