𝔖 Bobbio Scriptorium

✦ LIBER ✦

FPGA Realization of FIR Filters by Efficient and Flexible Systolization Using Distributed Arithmetic

✍ Scribed by Meher, Pramod Kumar; Chandrasekaran, Shrutisagar; Amira, Abbes

Book ID: 119957092
Publisher: IEEE
Year: 2008
Tongue: English
Weight: 807 KB
Volume: 56
Category: Article
ISSN: 1053-587X
DOI: 10.1109/TSP.2007.914926

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

FPGA realization of FIR filters for high

FPGA realization of FIR filters for high-speed and medium-speed by using modified distributed arithmetic architectures

✍ Jiafeng Xie; Jianjun He; Guanzheng Tan 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 742 KB

Efficient FPGA and ASIC Realizations of

Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter

✍ Park, Sang Yoon; Meher, Pramod Kumar 📂 Article 📅 2014 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 539 KB

[IEEE 2013 IEEE International Symposium

[IEEE 2013 IEEE International Symposium on Circuits and Systems (ISCAS) - Beijing (2013.5.19-2013.5.23)] 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013) - Reconfigurable FIR filter using distributed arithmetic on FPGAs

✍ Kumm, Martin; Moller, Konrad; Zipf, Peter 📂 Article 📅 2013 🏛 IEEE ⚖ 548 KB

[IEEE 2006 13th IEEE International Confe

[IEEE 2006 13th IEEE International Conference on Electronics, Circuits and Systems - Nice, France (2006.12.10-2006.12.13)] 2006 13th IEEE International Conference on Electronics, Circuits and Systems - An Efficient FPGA Implementation of Gaussian Mixture Models-Based Classifier Using Distributed Arithmetic

✍ Shi, Minghua; Bermak, A.; Chandrasekaran, S.; Amira, A. 📂 Article 📅 2006 🏛 IEEE ⚖ 224 KB

[IEEE Comput. Soc. Press Conference Reco

[IEEE Comput. Soc. Press Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers - Pacific Grove, CA, USA (3-6 Nov. 1996)] Conference Record of The Thirtieth Asilomar Conference on Signals, Systems and Computers - Design and FPGA implementation of systolic FIR filters using the Fermat number ALU

✍ Safiri, H.; Ahmadi, M.; Jullien, G.A.; Dimitrov, V.S. 📂 Article 📅 1997 🏛 IEEE Comput. Soc. Press ⚖ 423 KB

[IEEE 2011 International Conference on C

[IEEE 2011 International Conference on Communications and Signal Processing (ICCSP) - Kerala, India (2011.02.10-2011.02.12)] 2011 International Conference on Communications and Signal Processing - FPGA implementation of Fast Block LMS adaptive filter using Distributed Arithmetic for high throughput

✍ Baghel, Sudhanshu; Shaik, Rafiahamed 📂 Article 📅 2011 🏛 IEEE ⚖ 894 KB