✦ LIBER ✦

FPGA Implementation of NAND Flash Wear-Levelling Algorithm

✍ Scribed by Wen, Ju Hong; Wang, Wei Jiang; Gao, Wei; Fan, Xiao Nan

Book ID: 119961608
Publisher: Trans Tech Publications Inc.
Year: 2012
Tongue: English
Weight: 793 KB
Volume: 241-244
Category: Article
ISSN: 1660-9336
DOI: 10.4028/www.scientific.net/AMM.241-244.1209

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Error Rate-Based Wear-Leveling for nand

Error Rate-Based Wear-Leveling for nand Flash Memory at Highly Scaled Technology Nodes

✍ Pan, Yangyang; Dong, Guiqiang; Zhang, Tong 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 469 KB

VLSI Implementation of BCH Error Correct

VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory

✍ Hyojin Choi; Wei Liu; Wonyong Sung 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 568 KB

FPGA Implementation(s) of a Scalable Enc

FPGA Implementation(s) of a Scalable Encryption Algorithm

✍ Mace, F.; Standaert, F.-X.; Quisquater, J.-J. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 229 KB

FPGA implementation of the LRU algorithm

FPGA implementation of the LRU algorithm for video compression

✍ Fatemi, O.; Idris, F.; Panchanathan, S. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 639 KB

Proposal of flexible implementation of g

Proposal of flexible implementation of genetic algorithms on FPGAs

✍ Tatsuhiro Tachibana; Yoshihiro Murata; Naoki Shibata; Keiichi Yasumoto; Minoru I 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 543 KB

## Abstract Genetic Algorithms (GA) can be used for various applications including complex computations such as combinatory optimization problems. Such GA applications are desired to be available to information appliances with poor resources by implementing them on dedicated hardware chips like FPG

An Efficient FPGA-based Implementation o

An Efficient FPGA-based Implementation of Fractional Fourier Transform Algorithm

✍ Ran Tao; Guangping Liang; Xing-Hao Zhao 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 464 KB