𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Floating point micropipeline performance

✍ Scribed by S. Weiss; A. Goldstein

Publisher
Elsevier Science
Year
1998
Tongue
English
Weight
887 KB
Volume
45
Category
Article
ISSN
1383-7621

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

IEEE floating-point format
IEEE floating-point format
✍ Advanced Micro Devices πŸ“‚ Article πŸ“… 1988 πŸ› Elsevier Science 🌐 English βš– 812 KB
A floating point multiplier performing I
A floating point multiplier performing IEEE rounding and addition in parallel
✍ Woo-Chan Park; Tack-Don Han; Shin-Dug Kim; Sung-Bong Yang πŸ“‚ Article πŸ“… 1999 πŸ› Elsevier Science 🌐 English βš– 236 KB

In the conventional Β―oating point multipliers, the rounding stage is usually constructed by using a high speed adder for the increment operation, increasing the overall execution time and occupying a large amount of chip area. Furthermore, it may accompany additional execution time and hardware comp

96-bit floating-point DSP
96-bit floating-point DSP
πŸ“‚ Article πŸ“… 1989 πŸ› Elsevier Science 🌐 English βš– 86 KB