<p><p>This book discusses control units represented by the model of a finite state machine (FSM). It contains various original methods and takes into account the peculiarities of field-programmable gate arrays (FPGA) chips and a FSM model. It shows that one of the peculiarities of FPGA chips is the
Finite State Machine Logic Synthesis for Complex Programmable Logic Devices
β Scribed by Robert Czerwinski, Dariusz Kania (auth.)
- Publisher
- Springer-Verlag Berlin Heidelberg
- Year
- 2013
- Tongue
- English
- Leaves
- 180
- Series
- Lecture Notes in Electrical Engineering 231
- Edition
- 1
- Category
- Library
No coin nor oath required. For personal study only.
β¦ Synopsis
This book is a monograph devoted to logic synthesis and optimization for CPLDs. CPLDs' macrocell can also be interpreted as programmable AND-fixed OR structure, well known as PAL-based structure. The question is: what should be done when the number of implicants representing function exceeds the number of product terms available in a logic block. The answer is ... in the book.
Logic synthesis and optimization methods dedicated for PAL-based structures are proposed. The methods strive to find the optimum fit for the combinational logic and finite state machines to the structure of the logic device and aim at area and speed optimization. The theoretical background and complete strategies are richly illustrated with examples and figures.
β¦ Table of Contents
Front Matter....Pages 1-11
Introduction....Pages 1-8
Definitions and Basic Properties....Pages 9-23
Synthesis of FSMs....Pages 25-48
State Assignment Algorithms....Pages 49-70
Area Optimization Based on Graphs of Outputs....Pages 71-86
Speed Optimization Using Tri-state Output Buffers....Pages 87-104
Complex Strategies for FSMs....Pages 105-122
Experiments....Pages 123-159
Conclusions....Pages 161-162
Back Matter....Pages 0--1
β¦ Subjects
Circuits and Systems; Logic Design; Engineering Design
π SIMILAR VOLUMES
<p><em>Synthesis of Finite State Machines: Logic Optimization</em> is the second in a set of two monographs devoted to the synthesis of Finite State Machines (FSMs). The first volume, <em>Synthesis of Finite State Machines:</em><em>Functional Optimization</em>, addresses functional optimization, whe
<span>The book is devoted to design and optimization of control units represented by combined finite state machines (CFSMs). The CFSMs combine features of both Mealy and Moore FSMs. Having states of Moore FSM, they produce output signals of both Mealy and Moore types. To optimize the circuits of CFS
This book discusses Moore finite state machines (FSMs) implemented with field programmable gate arrays (FPGAs) including look-up table (LUT) elements and embedded memory blocks (EMBs). To minimize the number of LUTs in FSM logic circuits, the authors propose replacing a state register with a state c
<p>Short turnaround has become critical in the design of electronic systems. Software- programmable components such as microprocessors and digital signal processors have been used extensively in such systems since they allow rapid design revisions. However, the inherent performance limitations of so