<P>System on Chip (SOC) having both digital and analog circuits has become increasingly prevalent in integrated circuit manufacturing industry. Electronic tests are classified as digital, analog and mixed signal. Current methodologies for the testing of digital circuits are well developed. In contra
Fault Diagnosis of Analog Integrated Circuits (Frontiers in Electronic Testing)
β Scribed by Prithviraj Kabisatpathy, Alok Barua, Satyabroto Sinha
- Year
- 2005
- Tongue
- English
- Leaves
- 183
- Edition
- 1
- Category
- Library
No coin nor oath required. For personal study only.
β¦ Synopsis
Enables the reader to test an analog circuit that is implemented either in bipolar or MOS technology. ExaminesΒ the testing and fault diagnosis of analog and analog part of mixed signal circuits. Covers the testing and fault diagnosis of both bipolar and Metal Oxide Semiconductor (MOS) circuits and introduces . Also contains problems that can be used as quiz or homework.
π SIMILAR VOLUMES
Initial Public Offerings (IPOs) are hot with today's aggressive, experienced investors--but telling the winners from the losers can be difficult. Inside IPOs explains the ins and outs of this potentially lucrative market, including which industries investors should target or avoid, when to buy or se
<p>IS THE TOPIC ANALOG TESTING AND DIAGNOSIS TIMELY? Yes, indeed it is. Testing and Diagnosis is an important topic and fulfills a vital need for the electronic industry. The testing and diagnosis of digital electronic circuits has been successfuIly developed to the point that it can be automated. U
This book presents the development and experimental validation of the structural test strategy called Oscillation-Based Test β OBT in short. The results presented here assert, not only from a theoretical point of view, but also based on a wide experimental support, that OBT is an efficient defect-or
This book reviews fault-tolerance techniques for SRAM-based Field Programmable Gate Arrays (FPGAs), outlining many methods for designing fault tolerance systems. Some of these are based on new fault-tolerant architecture, and others on protecting the high-level hardware description before synthesis