✦ LIBER ✦

Exploiting Locality to Improve Circuit-Level Timing Speculation

✍ Scribed by Jing Xin; Joseph, R.

Book ID: 114572094
Publisher: IEEE
Year: 2009
Tongue: English
Weight: 98 KB
Volume: 8
Category: Article
ISSN: 1556-6056
DOI: 10.1109/l-ca.2009.50

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Exploiting locality of demand to improve

Exploiting locality of demand to improve the performance of wireless data broadcasting

✍ Nicopolitidis, P.; Papadimitriou, G.I.; Pomportsis, A.S. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 525 KB

Exploiting application-level similarity

Exploiting application-level similarity to improve SSD cache performance in Hadoop

✍ Chen, Zhijian; Luo, Wenhai; Wu, Dan; Huang, Xiang; He, Jian; Zheng, Yuanhuan; Wu 📂 Article 📅 2014 🏛 Springer US 🌐 English ⚖ 571 KB

Exploiting main memory DBMS features to

Exploiting main memory DBMS features to improve real-time concurrency control protocols

✍ Ulusoy, Özgür; Buchmann, Alejandro 📂 Article 📅 1996 🏛 Association for Computing Machinery 🌐 English ⚖ 255 KB

[Lecture Notes in Computer Science] Inte

[Lecture Notes in Computer Science] Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation || Software Simultaneous Multi-Threading, a Technique to Exploit Task-Level Parallelism to Improve Instruction- and Data-Level Parallelism

✍ Vounckx, Johan; Azemard, Nadine; Maurine, Philippe 📂 Article 📅 2006 🏛 Springer Berlin Heidelberg 🌐 English ⚖ 784 KB

This book constitutes the refereed proceedings of the 16th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2006. The book presents 41 revised full papers and 23 revised poster papers together with 4 key notes and 3 industrial abstracts. Topical sections inclu

Improvement of time resolution of the do

Improvement of time resolution of the double-oscillator time-to-digital converter using SFQ circuits

✍ K. Nakamiya; T. Nishigai; N. Yoshikawa; A. Fujimaki; H. Terai; S. Yorozu 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 369 KB

POSET timing and its application to the

POSET timing and its application to the synthesis and verification of gate-level timed circuits

✍ Myers, C.J.; Rokicki, T.G.; Meng, T.H.-Y. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 355 KB