𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Evaluation of wire bonding performance, process conditions, and metallurgical integrity of chip on board wire bonds

✍ Scribed by Daniel T. Rooney; DeePak Nager; David Geiger; Dongkai Shanguan


Publisher
Elsevier Science
Year
2005
Tongue
English
Weight
436 KB
Volume
45
Category
Article
ISSN
0026-2714

No coin nor oath required. For personal study only.

✦ Synopsis


Chip on board wire bonding presents challenges to modern wire bonding technology which include smaller, closely spaced wire bond pads; bonding to soft substrates without special processing and pad construction; and diverse first bond and second bond metallurgies. These challenges are addressed by extensive bonding accuracy tests, a design of experiments approach for optimizing wire bond process parameters, reliability testing, and detailed materials characterization of the metallurgical integrity of the wire bonds. The thermo-mechanical integrity of the wire bond interconnects was evaluated by wire pull and hot storage tests. Hot storage testing allowed for detection of samples with an electrolytic gold surface finish that was too thin, and exhibited a contamination-corrosion condition of the nickel under-plating. Other samples with an excessively thick, rough textured nickel under-plating layer exhibited poor wire bond-ability. The methodology of materials analyses of the metallurgy of the wire bond interconnects is described. The paper illustrates a wire bond lift technique that is used to inspect for cratering damage and the ''area-uniformity'' of gold aluminum intermetallics. An improved understanding of the wire bonding process was achieved by showing the dependence of the visual appearance of the wire bonds on wire bond process parameters.


πŸ“œ SIMILAR VOLUMES


Effects of resistors and capacitors inse
✍ H. Akaike; S. Nagasawa; M. Hidaka πŸ“‚ Article πŸ“… 2005 πŸ› Elsevier Science 🌐 English βš– 185 KB

Series Nb/AlO x /Nb junction array circuits are commonly used for evaluation of a critical current (I c ) spread as an important parameter on Nb-based LSI chips. We present a junction array circuit suitable for accurate evaluation of the spread. The circuit has a tolerance for the I c suppression ca