✦ LIBER ✦

Efficient VLSI architecture of CAVLC decoder with power optimized

✍ Scribed by Guang-hua Chen; Deng-ji Hu; Jin-yi Zhang; Wei-feng Zheng; Wei-min Zeng

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Novel Cost-Effective and Programmable

✍ Yanmei Qu; Yun He; Shunliang Mei 📂 Article 📅 2007 🏛 Springer US 🌐 English ⚖ 308 KB

An efficient VLSI architecture for CBAC

✍ Junhao Zheng; Wen Gao; David Wu; Don Xie 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 559 KB

An efficient VLSI architecture of VLD fo

✍ Bin Sheng; Wen Gao; Don Xie; Di Wu 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 221 KB

ConfigurableM-factor VLSI DVB-S2 LDPC de

✍ Falcao, Gabriel; Gomes, Marco; Silva, Vitor; Sousa, Leonel; Cacheira, Joao 📂 Article 📅 2012 🏛 Hindawi Publishing Corporation 🌐 English ⚖ 532 KB

An Efficient VLSI Architecture for Motio

✍ Jun-Hao Zheng; Lei Deng; Peng Zhang; Don Xie 📂 Article 📅 2006 🏛 Springer 🌐 English ⚖ 556 KB

A design of high-performance pipelined a

✍ Byung-Yup Lee; Kwang-Ki Ryoo 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 596 KB