𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Efficient memory architecture for image processing

✍ Scribed by Stefania Perri; Pasquale Corsonello


Publisher
John Wiley and Sons
Year
2011
Tongue
English
Weight
69 KB
Volume
39
Category
Article
ISSN
0098-9886

No coin nor oath required. For personal study only.

✦ Synopsis


Abstract

This Letter presents a novel purpose‐designed architecture to realize efficient dual‐port memory structures for image processing applications. The main innovation proposed here is the exploitation of single‐port (SP) sub‐banks to achieve the same data bandwidth offered by a true dual‐port (TDP) memory, but significantly reducing the access time and resources requirement.

When compared with a conventional TDP memory bank, the proposed strategy requires up to 25% less silicon area and consumes up to 9% lower power. It also exhibits an access time up to 15% lower.

When used within an Actel FPGA RTAX device to realize an image compressor based on the 2D DWT and the SPIHT algorithm, the memory structure proposed here allows reaching an 11 Mpixels/s frame‐rate, which is 77% higher than that achieved by simply instantiating the SP memory banks available on chip. Copyright © 2010 John Wiley & Sons, Ltd.


📜 SIMILAR VOLUMES


A memory efficient array architecture fo
✍ Vasily G. Moshnyaga; Naoto Watanabe; Keikichi Tamaru 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 925 KB

A new two dimensional array architecture for realtime video picture motion estimation is presented. Due to incorporated concepts of video memory distribution and sharing, the architecture ensures feasible solutions for the HDTV picture format with half the memory requirement. It features minimal I/O

Global Optimization for Mapping Parallel
✍ Cheolwhan Lee; Yuan-Fang Wang; Tao Yang 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 565 KB

Many parallel algorithms and library routines for computer vision and image processing (CVIP) tasks on distributed-memory multiprocessors are available. The typical image distribution may use column, row, and block based mapping. Integrating a set of library routines for a CVIP application requires

Efficient implementation of a portable p
✍ Morrow, P. J.; Crookes, D.; Brown, J.; McAleese, G.; Roantree, D.; Spence, I. 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 219 KB 👁 3 views

This paper describes a domain specific programming model for execution on parallel and distributed architectures. The model has initially been targeted at the application area of image processing, though the techniques developed may be more generally applicable to other domains where an algebraic or