✦ LIBER ✦

A memory efficient array architecture for real-time motion estimation

✍ Scribed by Vasily G. Moshnyaga; Naoto Watanabe; Keikichi Tamaru

Publisher: John Wiley and Sons
Year: 1998
Tongue: English
Weight: 925 KB
Volume: 29
Category: Article
ISSN: 0882-1666
DOI: 10.1002/(sici)1520-684x(199808)29:9<13::aid-scj2>3.0.co;2-m

No coin nor oath required. For personal study only.

✦ Synopsis

A new two dimensional array architecture for realtime video picture motion estimation is presented. Due to incorporated concepts of video memory distribution and sharing, the architecture ensures feasible solutions for the HDTV picture format with half the memory requirement. It features minimal I/O pin count, 100% processor utilization, and is quite suitable for VLSI implementation.