𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Effects of CMOS process fill patterns on spiral inductors

✍ Scribed by Chang-Lee Chen

Book ID
102947634
Publisher
John Wiley and Sons
Year
2003
Tongue
English
Weight
774 KB
Volume
36
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis

Abstract

Spiral inductors with various metal fill‐patterns under the spiral is fabricated with SOI CMOS technology and characterized up to 49 GHz. The impact of the fill on the inductor characteristics is found to be very small and changes can be attributed to the increase of parasitic capacitance. A simple model is proposed that can accurately estimate the increase of capacitance. A simple model is proposed that can accurately estimate the increase of capacitance by the fill. Design guidelines for optimizing fill patterns are recommended. Β© 2003 Wiley Periodicals, Inc. Microwave Opt Technol Lett 36: 462–465, 2003; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.10790

πŸ“œ SIMILAR VOLUMES

Enhancement of broadband performance for
Enhancement of broadband performance for on-chip spiral inductors with inner-patterned-ground
✍ Jinglin Shi; Sheng Sun; Yong Zhong Xiong; Wooi Gan Yeoh; Kiat Seng Yeo πŸ“‚ Article πŸ“… 2008 πŸ› John Wiley and Sons 🌐 English βš– 451 KB

## Abstract A set of on‐chip spiral inductors with novel inner‐patterned‐ground (IPG) is presented in this article to enhance the broadband performance. By grounding the simple center metal cross, the IPG structure, an additional inner ground path is formed, the input impedance of the spiral induct