Effective Functional Verification: Principles and Processes

✍ Scribed by Srivatsa Vasudevan

Publisher: Springer
Year: 2006
Tongue: English
Leaves: 268
Category: Library

No coin nor oath required. For personal study only.

✦ Synopsis

Effective Functional Verification is organized into 4 parts. The first part contains 3 chapters designed appeal to newcomers and experienced people to the field. There is a survey of various verification methodologies and a discussion of them.

The second part with 3 chapters is targeted towards people in management and higher up on the experience ladders. New verification engineers reading these chapters learn what is expected and how things work in verification. Some case studies are also presented with analysis of proposed improvements.

The last two parts are the result of experience of several years. It goes into how to optimize a verification plan and an environment and how to get results effectively. Various subjects are discussed here to get the most out of a verification environment. Lastely, the appendix discusses some tool specifics to help remove repetitive work and also some tool specific guidelines.

While reading Effective Functional Verification, one will be able to get a jump start on planning and executing a verification plan using the concepts presented.

📜 SIMILAR VOLUMES

Effective Functional Verification: Princ

📁 Effective Functional Verification: Principles and Processes

✍ Srivatsa Vasudevan 📂 Library 📅 2006 🌐 English

Effective Functional Verification: Princ

📁 Effective Functional Verification: Principles and Processes

✍ Srivatsa Vasudevan 📂 Library 📅 2006 🏛 Springer 🌐 English

Principles of Verifiable RTL Design - A

📁 Principles of Verifiable RTL Design - A Functional Coding Style Supporting Verification Processes

✍ Lionel Bening 📂 Library 📅 2000 🌐 English

Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog explains how you can write Verilog to describe chip designs at the RT-level in a manner that cooperates with verification processes. This cooperation can return an order of magnitude impro

Principles of Verifiable RTL Design: A F

📁 Principles of Verifiable RTL Design: A Functional Coding Style Supporting Verification Processes in Verilog

✍ Lionel Bening, Harry Foster (auth.) 📂 Library 📅 2002 🏛 Springer US 🌐 English

Principles of Verifiable RTL Design: A Functional Coding StyleSupporting Verification Processes in Verilog explains how you can write Verilog to describe chip designs at the RT-level in a manner that cooperates with verification processes. This cooperation can return an order of ma

Principles of Verifiable RTL Design: A f

📁 Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

✍ Lionel Bening, Harry Foster (auth.) 📂 Library 📅 2002 🏛 Springer US 🌐 English

System designers, computer scientists and engineers have c- tinuously invented and employed notations for modeling, speci- ing, simulating, documenting, communicating, teaching, verifying and controlling the designs of digital systems. Initially these s- tems were represented via electronic and f

Principles of Verifiable RTL Design 2nd

📁 Principles of Verifiable RTL Design 2nd Edition - A Functional Coding Style Supporting Verification Processes in Verilog

✍ Lionel Bening, Harry Foster 📂 Library 📅 2001 🏛 Springer 🌐 English

The first edition of Principles of Verifiable RTL Design offered a common sense method for simplifying and unifying assertion specification by creating a set of predefined specification modules that could be instantiated within the designer's RTL. Since the release of the first edition, an entir