Detection of false paths in logical circuits by joint analysis of the AND/OR trees and SSBDD-graphs
โ Scribed by A. Yu. Matrosova, S. A. Ostanin, V. Singh
- Book ID
- 120967057
- Publisher
- SP MAIK Nauka/Interperiodica
- Year
- 2013
- Tongue
- English
- Weight
- 520 KB
- Volume
- 74
- Category
- Article
- ISSN
- 0005-1179
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
This book constitutes the thoroughly refereed post-conference proceedings of the Second International Workshop on Smart Grid Security, SmartGridSec 2014, held in Munich, Germany, in February 2014. The volume contains twelve corrected and extended papers presented at the workshop which have undergone
## Abstract The detection limit of Auger electron spectroscopy (AES) can be improved by mathematical methods that reduce the influence of noise. We compared principal component analysis (PCA) and spline smoothing and applied them to the analysis of a phosphorus depth profile in silicon. Both method