๐”– Scriptorium
โœฆ   LIBER   โœฆ

๐Ÿ“

Designing 2D and 3D Network-on-Chip Architectures

โœ Scribed by Konstantinos Tatas, Kostas Siozios, Dimitrios Soudris, Axel Jantsch (auth.)


Publisher
Springer-Verlag New York
Year
2014
Tongue
English
Leaves
271
Edition
1
Category
Library

โฌ‡  Acquire This Volume

No coin nor oath required. For personal study only.

โœฆ Synopsis


This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies.

โœฆ Table of Contents


Front Matter....Pages i-xiii
Front Matter....Pages 1-1
Network-on-Chip Technology: A Paradigm Shift....Pages 3-18
NoC Modeling and Topology Exploration....Pages 19-49
Communication Architecture....Pages 51-96
Power and Thermal Effects and Management....Pages 97-126
NoC-Based System Integration....Pages 127-145
NoC Verification and Testing....Pages 147-159
The Spidergon STNoC....Pages 161-190
Middleware Memory Management in NoC....Pages 191-208
On Designing 3-D Platforms....Pages 209-236
The SYSMANTIC NoC Design and Prototyping Framework....Pages 237-255
Front Matter....Pages 257-257
Projects on Network-on-Chip....Pages 259-265

โœฆ Subjects


Circuits and Systems; Electronics and Microelectronics, Instrumentation; Processor Architectures


๐Ÿ“œ SIMILAR VOLUMES


Advanced Multicore Systems-On-Chip: Arch
โœ Abderazek Ben Abdallah (auth.) ๐Ÿ“‚ Library ๐Ÿ“… 2017 ๐Ÿ› Springer Singapore ๐ŸŒ English

<p>From basic architecture, interconnection, and parallelization to power optimization, this book provides a comprehensive description of emerging multicore systems-on-chip (MCSoCs) hardware and software design. Highlighting both fundamentals and advanced software and hardware design, it can serve a

Network-on-Chip Architectures: A Holisti
โœ Chrysostomos Nicopoulos, Vijaykrishnan Narayanan, Chita R. Das (auth.) ๐Ÿ“‚ Library ๐Ÿ“… 2010 ๐Ÿ› Springer Netherlands ๐ŸŒ English

<p><P>The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Integration at these levels has highlighted the criticality of the on-chip interconnects. Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoni

Network-on-Chip Architectures: A Holisti
โœ Chrysostomos Nicopoulos, Vijaykrishnan Narayanan, Chita R. Das (auth.) ๐Ÿ“‚ Library ๐Ÿ“… 2010 ๐Ÿ› Springer Netherlands ๐ŸŒ English

<p><P>The continuing reduction of feature sizes into the nanoscale regime has led to dramatic increases in transistor densities. Integration at these levels has highlighted the criticality of the on-chip interconnects. Network-on-Chip (NoC) architectures are viewed as a possible solution to burgeoni

Designing Network On-Chip Architectures
โœ Jose Flich, Davide Bertozzi ๐Ÿ“‚ Library ๐Ÿ“… 2011 ๐Ÿ› Chapman and Hall/CRC ๐ŸŒ English

Paving the way for the use of network on-chip architectures in 2015 platforms, this book presents the industrial requirements for such long-term platforms as well as the main research findings for technology-aware architecture design. It covers homogeneous design techniques and guidelines, including

Designing Network On-Chip Architectures
โœ Jose Flich (Editor); Davide Bertozzi (Editor) ๐Ÿ“‚ Library ๐Ÿ“… 2010 ๐Ÿ› Chapman and Hall/CRC

<p>Going beyond isolated research ideas and design experiences, Designing Network On-Chip Architectures in the Nanoscale Era covers the foundations and design methods of network on-chip (NoC) technology. The contributors draw on their own lessons learned to provide strong practical guidance on vario