✦ LIBER ✦

Design, Optimization, and Scaling of MEM Relays for Ultra-Low-Power Digital Logic

✍ Scribed by Hei Kam; Tsu-Jae King Liu; Stojanović, V.; Marković, D.; Alon, E.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of an ultra-low-power digital pro

✍ Wanggen, Shi; Yiqi, Zhuang; Xiaoming, Li; Xianghua, Wang; Zhao, Jin; Dan, Wang 📂 Article 📅 2009 🏛 IOP Publishing 🌐 English ⚖ 201 KB

Design and Optimization of FinFETs for U

✍ Kranti, A.; Armstrong, G.A. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 647 KB

Universal Principles for Ultra Low Power

✍ Sarpeshkar, R. 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 127 KB

Design and optimization of dual-threshol

✍ Wei, L.; Chen, Z.; Roy, K.; Johnson, M.C.; Ye, Y.; De, V.K. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 438 KB

Tradeoffs and design of an ultra low pow

✍ Porret, A.-S. ;Melly, T. ;Vittoz, E.A. ;Enz, C.C. 📂 Article 📅 2000 🏛 IEEE ⚖ 729 KB

Analytical Modeling of the Suspended-Gat

✍ Akarvardar, K.; Eggimann, C.; Tsamados, D.; Singh Chauhan, Y.; Wan, G.C.; Ionesc 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 1004 KB