✦ LIBER ✦

Design of Sequential Elements for Low Power Clocking System

✍ Scribed by Peiyi Zhao; McNeely, J.; Weidong Kuang; Nan Wang; Zhongfeng Wang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Clock-gating and its application to low

✍ Qing Wu; Pedram, M.; Xunwei Wu 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 155 KB

Clock-gating and its application to low

✍ Qing Wu; Pedram, M.; Xunwei Wu 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 155 KB

Gated clock routing for low-power microp

✍ Jaewon Oh; Pedram, M. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 212 KB

Synchronous derived clock and synthesis

✍ Xunwei Wu; Wu Qing; Pedram Massoud 📂 Article 📅 1999 🏛 SP Science Press 🌐 English ⚖ 368 KB

The design and implementation of a low-p

✍ Athas, W.; Tzartzanis, N.; Mao, W.; Peterson, L.; Lal, R.; Chong, K.; Joong-Seok 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 333 KB

Design techniques for low-power systems

✍ Paul J.M Havinga; Gerard J.M Smit 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 420 KB