✦ LIBER ✦

Gated clock routing for low-power microprocessor design

✍ Scribed by Jaewon Oh; Pedram, M.

Book ID: 119778783
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 212 KB
Volume: 20
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.924825

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Postgrid Clock Routing for High Performa

Postgrid Clock Routing for High Performance Microprocessor Designs

✍ Haitong Tian; Wai-Chung Tang; Young, E.F.Y.; Sze, C.N. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 127 KB

The design and implementation of a low-p

The design and implementation of a low-power clock-powered microprocessor

✍ Athas, W.; Tzartzanis, N.; Mao, W.; Peterson, L.; Lal, R.; Chong, K.; Joong-Seok 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 333 KB

Delay Fault Coverage Enhancement by Part

Delay Fault Coverage Enhancement by Partial Clocking for Low-Power Designs With Heavily Gated Clocks

✍ Sanghyeon Baeg 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 343 KB

Power-Aware Testing and Test Strategies

Power-Aware Testing and Test Strategies for Low Power Devices || Test Strategies for Gated Clock Designs

✍ Girard, Patrick; Nicolici, Nicola; Wen, Xiaoqing 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 676 KB

Managing the power consumption of circuits and systems is now considered one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as dynamic voltage scaling, clock gating or power gating techniques, are used today to control the power dissipati

A high-speed, low-power clock generator

A high-speed, low-power clock generator for a microprocessor application

✍ von Kaenel, V.R. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 109 KB

Clock-gating and its application to low

Clock-gating and its application to low power design of sequential circuits

✍ Qing Wu; Pedram, M.; Xunwei Wu 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 155 KB