✦ LIBER ✦

Design of a high-speed optical interconnect for scalable shared-memory multiprocessors

✍ Scribed by Avinash Karanth Kodi; Louri, A.

Book ID: 117897268
Publisher: IEEE
Year: 2005
Tongue: English
Weight: 162 KB
Volume: 25
Category: Article
ISSN: 0272-1732
DOI: 10.1109/mm.2005.7

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design issues for a high-performance dis

Design issues for a high-performance distributed shared memory on symmetrical multiprocessor clusters

✍ Sumit Roy; Vipin Chaudhary 📂 Article 📅 1999 🏛 Springer US 🌐 English ⚖ 212 KB

Optical design of active interposer for

Optical design of active interposer for high-speed chip level optical interconnects

✍ Hiramatsu, S.; Mikawa, T. 📂 Article 📅 2006 🏛 Optical Society of America 🌐 English ⚖ 609 KB

Design and analysis of single-mode oxidi

Design and analysis of single-mode oxidized VCSELs for high-speed optical interconnects

✍ Wiedenmann, D.; King, R.; Jung, C.; Jager, R.; Michalzik, R.; Schnitzer, P.; Kic 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 527 KB

Design, fabrication and characterization

Design, fabrication and characterization of high-speed asymmetric Fabry-Perot modulators for optical interconnect applications

✍ C. C. Barron; C. J. Mahon; B. J. Thibeault; L. A. Coldren 📂 Article 📅 1993 🏛 Springer 🌐 English ⚖ 709 KB

A scheme of optical interconnection for

A scheme of optical interconnection for super high speed parallel computer

✍ Youju Mao; Yi Lv; Jiang Liu; Mingrui Dang 📂 Article 📅 2004 🏛 Optics InfoBase 🌐 English ⚖ 304 KB

Design and implementation of a scalable

Design and implementation of a scalable switch architecture for efficient high-speed data multicasting

✍ Cheng Li; R. Venkatesan; Howard M. Heys 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 576 KB

## Abstract This paper presents the design and implementation of a new scalable cell‐based multicast switch fabric for broadband communications. Using distributed control and modular design, the multicast balanced gamma switch features a scalable, high performance architecture for unicast, multicas