✦ LIBER ✦

Design of a CORDIC processor for mixed-signal A/D conversion

✍ Scribed by Yeary, M.B.; Fink, R.J.; Sundaresan, H.; Guidry, D.W.

Book ID: 114629119
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 394 KB
Volume: 51
Category: Article
ISSN: 0018-9456
DOI: 10.1109/tim.2002.803399

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of a pipelined radix 4 CORDIC pro

Design of a pipelined radix 4 CORDIC processor

✍ J.D Bruguera; E Antelo; E.L Zapata 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 946 KB

A Forward Angle Recoding CORDIC Algorith

A Forward Angle Recoding CORDIC Algorithm and Pipelined Processor Array Structure for Digital Signal Processing

✍ Yu Hen Hu 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 972 KB

Second generation video format conversio

Second generation video format conversion software for a digital signal processor

✍ Wittebrood, R.B.; De Haan, G. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 834 KB

Design of mixed-signal systems for testa

Design of mixed-signal systems for testability

✍ Vishwani D Agrawal 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 131 KB

Significant differences in fault models and test methodologies used for analog and digital circuits make a common test for a mixed-signal device difficult. A divide and conquer strategy partitions the circuit into three types of blocks: analog, digital logic and memory. The test and design for testa

Design of mixed-signal systems-on-a-chip

✍ Kundert, K.; Chang, H.; Jefferies, D.; Lamant, G.; Malavasi, E.; Sendig, F. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 151 KB

Design of a unified arithmetic processor

Design of a unified arithmetic processor based on redundant constant-factor CORDIC with merged scaling operation

✍ Hsiao, S.-F.; Lau, C.-Y. 📂 Article 📅 2000 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 220 KB