๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Design of a binary coded decimal integer arithmetic unit

โœ Scribed by W.E. Hess; K.J. Burkhardt

Book ID
104177934
Publisher
Elsevier Science
Year
1981
Weight
575 KB
Volume
7
Category
Article
ISSN
0165-6074

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

Design of a fault-tolerant arithmetic ci
Design of a fault-tolerant arithmetic circuit based on distributed coding and its evaluation
โœ Takeshi Kasuga Member; Michitaka Kameyama; Tatsuo Higuchi ๐Ÿ“‚ Article ๐Ÿ“… 1990 ๐Ÿ› John Wiley and Sons ๐ŸŒ English โš– 805 KB

## Abstract The robust fault tolerance is a property that even if an error occurs in the arithmetic circuit, the result of operation does not differ much from the correct value. Such a property will become more important in the construction of a highly safe system. In the present digital system, th

Design of a WSI scale parallel processor
Design of a WSI scale parallel processor for intelligent robot control based on a dynamic reconfiguration of multi-operand arithmetic units
โœ Yoshichika Fujioka; Nobuhiro Tomabechi ๐Ÿ“‚ Article ๐Ÿ“… 2000 ๐Ÿ› John Wiley and Sons ๐ŸŒ English โš– 254 KB ๐Ÿ‘ 1 views

A restructurable (reconfigurable) parallel VLSI processor designed to minimize the operation delay time which can be generally used for various operations necessary for controlling an intelligent robot was proposed previously by the authors. This processor is constructed by connecting a number of pr