✦ LIBER ✦

Design methodology for full custom CMOS microcomputers

✍ Scribed by C. Piguet

Publisher: Elsevier Science
Year: 1983
Tongue: English
Weight: 910 KB
Volume: 1
Category: Article
ISSN: 0167-9260
DOI: 10.1016/s0167-9260(83)80006-6

No coin nor oath required. For personal study only.

✦ Synopsis

A highly structured design methodology is necessary to be successful in the design of VLSI integrated circuits with more than 100000 transistors on a chip. Such a methodology is described: it is based on the regularity of the circuit architecture with an associated chip floor plan and on a new layout technique named metal oriented layout.

This methodology has been tested with the design of a 13500 MOS microcomputer. From the instruction set and through different levels of instruction interpretation, the architecture and associated chip floor plan are generated. The detailed logic design is made directly in symbolic layout with the chip floor plan in mind.

The proposed design methodology can be best appreciated by the short development time and small chip area required for the designed 13500 MOS microcomputer.

📜 SIMILAR VOLUMES

Software design methodologies for microc

Software design methodologies for microcomputers

✍ R.D. Dowsing 📂 Article 📅 1982 🏛 Elsevier Science 🌐 English ⚖ 665 KB

It is the development phase of the software lifecycle which has attracted a great deal of interest in the last few years. This paper surveys the stages in software production and the need for a rigorous, formal approach. This type of approach is illustrated by the development of a program for a micr

Methodologies for full custom VLSI desig

Methodologies for full custom VLSI design : J. Danneels and M. Meinck. Electl Commun.58, 389 (1984)

📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 129 KB

Methodologies for full custom VLSI desig

Methodologies for full custom VLSI design: J Danneels and M Meinck Electl. Commun. 58, 389 (1984)

📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 95 KB

Design methodology for low-power full cu

Design methodology for low-power full custom RISC microprocessors: Ansorge, M, Piguet, C and Dijkstra, E pp 427–434

📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 98 KB

A design methodology for the 60 GHz CMOS

A design methodology for the 60 GHz CMOS power amplifier using on-chip transformers

✍ Ki-Jin Kim; K.H. Ahn; T. H. Lim; Hyun Chul Park; Jong-Won Yu 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 644 KB

## Abstract This letter presents a design methodology for the millimeter wave amplifier using 90‐nm Taiwan Semiconductor Manufacture Company (TSMC) CMOS technology. The proposed design scheme with mathematically modeled transmission lines and interstage matching transformers illustrates how to desi

ESD–RF co-design methodology for the sta

ESD–RF co-design methodology for the state of the art RF-CMOS blocks

✍ V. Vassilev; S. Thijs; P.L. Segura; P. Wambacq; P. Leroux; G. Groeseneken; M.I. 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 548 KB