✦ LIBER ✦

Design for concurrent error detection and testability in storage/logic arrays

✍ Scribed by Savin, H.V.; Bucknell, M.S.; Spaulding, M.D.; Maciukenas, T.B.; Kent Fuchs, W.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Syndrome-testable logic design using DST

✍ Pal, A.; Bhattacharya, B. 📂 Article 📅 1985 🏛 The Institution of Electrical Engineers ⚖ 761 KB

Scheduling for Periodic Concurrent Error

✍ Y.M. Wang; P.Y. Chung; W.K. Fuchs 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 608 KB

Testable design of two-dimensional cellu

✍ Bidyut Gupta; Bhargab B. Bhattacharya; Gopal C. Basu 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 583 KB

A systematic approach for designing conc

✍ C.N Zhang; H.F Li; R Jayakumar 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 888 KB

Fault detection and design complexity in

✍ Lombardi, F.; Huang, W. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 531 KB

Concurrent error detection and correctio

✍ Sy-Yen Kuo; Sheng-Chiech Liang 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 682 KB