𝔖 Bobbio Scriptorium

✦ LIBER ✦

Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating

✍ Scribed by Wimer, Shmuel; Koren, Israel

Book ID: 121735917
Publisher: IEEE
Year: 2014
Tongue: English
Weight: 834 KB
Volume: 22
Category: Article
ISSN: 1063-8210
DOI: 10.1109/TVLSI.2013.2253338

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A low-power design method for FPGA using

A low-power design method for FPGA using extra flip-flops driven by phase-shifted clock

✍ Toshihiro Katashita; Atsushi Maeda; Yoshinori Yamaguchi 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 749 KB

[IEEE 2010 IEEE International Conference

[IEEE 2010 IEEE International Conference on Computer Design (ICCD 2010) - Amsterdam, Netherlands (2010.10.3-2010.10.6)] 2010 IEEE International Conference on Computer Design - Routability-driven flip-flop merging process for clock power reduction

✍ Chen, Zhi-Wei; Yan, Jin-Tai 📂 Article 📅 2010 🏛 IEEE ⚖ 781 KB

[IEEE 2011 IEEE International Symposium

[IEEE 2011 IEEE International Symposium on Circuits and Systems (ISCAS) - Rio de Janeiro, Brazil (2011.05.15-2011.05.18)] 2011 IEEE International Symposium of Circuits and Systems (ISCAS) - A clock gated flip-flop for low power applications in 90 nm CMOS

✍ Shaker, Mohamed O; Bayoumi, Magdy A 📂 Article 📅 2011 🏛 IEEE ⚖ 398 KB

[IEEE 1997 IEEE International Symposium

[IEEE 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97 - Hong Kong (9-12 June 1997)] Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97 - A new true-single-phase-clocked double-edge-triggered flip-flop for low-power VLSI designs

✍ Jinn-Shyan Wang, 📂 Article 📅 1997 🏛 IEEE ⚖ 322 KB