✦ LIBER ✦

Design and Verification of Logical Models

✍ Scribed by V. D. Malyugin

Book ID: 111572421
Publisher: SP MAIK Nauka/Interperiodica
Year: 2004
Tongue: English
Weight: 122 KB
Volume: 65
Category: Article
ISSN: 0005-1179
DOI: 10.1023/b:aurc.0000030909.45643.3a

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Logical verification of scientific disco

Logical verification of scientific discovery

✍ Wei Li 📂 Article 📅 2010 🏛 Science in China Press (SCP) 🌐 English ⚖ 137 KB

Logic circuit design verification suppor

Logic circuit design verification support tool - Fit Board

✍ Katarína Jelemenská; Miroslav Siebert; Dominik Macko; Pavel Čičák 📂 Article 📅 2011 🏛 Elsevier 🌐 English ⚖ 568 KB

Design verification of digital systems b

Design verification of digital systems based on logic programming

✍ Yoheved Dotan; Benjamin Arazi 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 927 KB

Modelling and verification of program lo

Modelling and verification of program logic controllers using timed automata

✍ Wang, R.; Song, X.; Gu, M. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 186 KB

The logic design language and verificati

The logic design language and verification environment for the VLSI-/370

✍ Wolfgang Roesner 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 624 KB

Towards a Design Flow for Reversible Log

Towards a Design Flow for Reversible Logic || Formal Verification and Debugging

✍ Wille, Robert; Drechsler, Rolf 📂 Article 📅 2010 🏛 Springer Netherlands 🌐 Dutch ⚖ 541 KB

The development of computing machines found great success in the last decades. But the ongoing miniaturization of integrated circuits will reach its limits in the near future. Shrinking transistor sizes and power dissipation are the major barriers in the development of smaller and more powerful circ