✦ LIBER ✦

Design and simulation of a Torus topology for network on chip

✍ Scribed by CHANG, W; YUBAI, L; SONG, C

Book ID: 120576271
Publisher: Elsevier Science
Year: 2008
Weight: 416 KB
Volume: 19
Category: Article
ISSN: 1004-4132
DOI: 10.1016/S1004-4132(08)60141-3

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Topology adaptive network-on-chip design

Topology adaptive network-on-chip design and implementation

✍ Bartic, T.A.; Mignolet, J.-Y.; Nollet, V.; Marescaux, T.; Verkest, D.; Vernalde, 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 472 KB

Design and Implementation of an On-Chip

Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip

✍ Pham, Phi-Hung; Song, Junyoung; Park, Jongsun; Kim, Chulwoo 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 909 KB

Network-on-chip architectures and design

Network-on-chip architectures and design methods

✍ Benini, L.; Bertozzi, D. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 201 KB

A survey on application mapping strategi

A survey on application mapping strategies for Network-on-Chip design

✍ Sahu, Pradip Kumar; Chattopadhyay, Santanu 📂 Article 📅 2013 🏛 Elsevier Science 🌐 English ⚖ 961 KB

A Fault-Tolerant Router's Simulation and

A Fault-Tolerant Router's Simulation and Design Based-FPGA in Network-on-Chips

✍ Jun Han; Shu-Fang Zhang; Liu Yanyan; Bao-Yin Cao; Li-Jun Huang 📂 Article 📅 2011 🏛 Elsevier 🌐 English ⚖ 346 KB

Design methodology for on-chip bus archi

Design methodology for on-chip bus architectures using system-on-chip network protocol

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB