✦ LIBER ✦

Design and implementation of an RNS-based 2-D DWT processor

✍ Scribed by Yong Liu; Lai, E.M.-K.

Book ID: 117909605
Publisher: IEEE
Year: 2004
Tongue: English
Weight: 923 KB
Volume: 50
Category: Article
ISSN: 0098-3063
DOI: 10.1109/tce.2004.1277887

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A hierarchical pipelining architecture a

A hierarchical pipelining architecture and FPGA implementation for lifting-based 2-D DWT

✍ Chunhui Zhang; Yun Long; Fadi Kurdahi 📂 Article 📅 2007 🏛 Springer-Verlag 🌐 English ⚖ 601 KB

Design and implementation of optimized a

Design and implementation of optimized architecture for computing the 2D-DWT for JPEG2000 compression

✍ Chokri Souani; Ihsen Gazzah; Kamel Besbes 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 430 KB

## Abstract To obtain an effective and efficient system, a multitude of architectural solutions must be assessed and their performances compared. Design and evaluation of several hardware architectures require enormous time for their development and the evaluation. In this paper, an exploration of

Datapath Design and Full Custom Implemen

Datapath Design and Full Custom Implementation of Radix-2 CORDIC Processor

✍ Zhuo Bi; Yijun Dai 📂 Article 📅 2011 🏛 Elsevier 🌐 English ⚖ 284 KB

The design and implementation of a pasca

The design and implementation of a pascal-based language for array processor architectures

✍ R.H. Perrott; R.W. Lyttle; P.S. Dhillon 📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 929 KB

Area- and Power-Efficient Architecture f

Area- and Power-Efficient Architecture for High-Throughput Implementation of Lifting 2-D DWT

✍ Mohanty, B. K.; Mahajan, A.; Meher, P. K. 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 883 KB

The design and implementation of the IEE

The design and implementation of the IEEE 802.11 MAC based on soft-core processor and RTOS

✍ Wan’ang Xiao; Zhi Fang; Yin Shi 📂 Article 📅 2007 🏛 SP Science Press 🌐 English ⚖ 179 KB