𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Design and implementation of a 5×5 trits multiplier in a quasi-adiabatic ternary CMOS logic

✍ Scribed by Mateo, D.; Rubio, A.


Book ID
119775101
Publisher
IEEE
Year
1998
Tongue
English
Weight
170 KB
Volume
33
Category
Article
ISSN
0018-9200

No coin nor oath required. For personal study only.


📜 SIMILAR VOLUMES


Design and implementation of a miniaturi
✍ Yo-Sheng Lin; Zheng-Hua Yang; Chi-Chen Chen; Tai-Cheng Chao 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 325 KB

## Abstract In this article, we demonstrate a miniaturized high‐linearity (IIP3 = 8 dBm at 4 GHz) 3–5‐GHz ultrawideband low‐noise amplifier (LNA) implemented in a standard 0.18‐μm CMOS technology. The inductive‐series peaking technique was used to enhance the gain and bandwidth performances of the