๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Design and evaluation of a high throughput robust router for network-on-chip

โœ Scribed by Alhussien, A.; Wang, C.; Bagherzadeh, N.

Book ID
117809938
Publisher
The Institution of Engineering and Technology
Year
2012
Tongue
English
Weight
654 KB
Volume
6
Category
Article
ISSN
1751-8601

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

A high level power model for Network-on-
A high level power model for Network-on-Chip (NoC) router
โœ Seung Eun Lee; Nader Bagherzadeh ๐Ÿ“‚ Article ๐Ÿ“… 2009 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 572 KB

This paper presents a high level power estimation methodology for a Network-on-Chip (NoC) router, that is capable of providing cycle accurate power profile to enable power exploration at system level. Our power macro model is based on the number of flits passing through a router as the unit of abstr

[IEEE 2012 20th Euromicro International
[IEEE 2012 20th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP) - Munich, Germany (2012.02.15-2012.02.17)] 2012 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing - Design and Evaluation of a High Throughput QoS-Aware and Congestion-Aware Router Architecture for Network-on-Chip
โœ Wang, Chifeng; Bagherzadeh, Nader ๐Ÿ“‚ Article ๐Ÿ“… 2012 ๐Ÿ› IEEE โš– 304 KB