𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Design and analysis of an all-optical processor for modular arithmetic

✍ Scribed by W.M. Wong; K.J. Blow

Publisher
Elsevier Science
Year
2006
Tongue
English
Weight
618 KB
Volume
265
Category
Article
ISSN
0030-4018

No coin nor oath required. For personal study only.

✦ Synopsis

We present a logical design of an all-optical processor that performs modular arithmetic. The overall design is based a set of interconnected modules that use all-optical gates to perform simple logical functions. The all-optical logic gates are based on the semiconductor optical amplifier nonlinear loop. Simulation results are presented and some practical design issues are discussed.

πŸ“œ SIMILAR VOLUMES

Design and Analysis of an Optical Commun
Design and Analysis of an Optical Communications Processor
✍ Q.W. Song; S. Hariri; A. Choudhary πŸ“‚ Article πŸ“… 1993 πŸ› Elsevier Science 🌐 English βš– 757 KB

We present an Optical Interface Message Processor (OPTIMP) that exploits the high bandwidth, parallelism, multidimensional capability, and high storage density offered by optics. Switching and routing functions are performed in the optical domain and thus OPTIMP does not suffer from the optical/elec

Designing an all-optical packet filterin
Designing an all-optical packet filtering module for WDM broadcast-and-select star networks
✍ A.N Miliou; G.I Papadimitriou; A.S Pomportsis πŸ“‚ Article πŸ“… 2000 πŸ› Elsevier Science 🌐 English βš– 279 KB

An all-optical packet ΓΏltering module for WDM broadcast-and-select star networks is introduced. At each time instant, only one packet per wavelength is allowed to pass to the star coupler. Therefore, collisions are avoided and the network performance is improved. The proposed module is based on the

Design of a WSI scale parallel processor
Design of a WSI scale parallel processor for intelligent robot control based on a dynamic reconfiguration of multi-operand arithmetic units
✍ Yoshichika Fujioka; Nobuhiro Tomabechi πŸ“‚ Article πŸ“… 2000 πŸ› John Wiley and Sons 🌐 English βš– 254 KB πŸ‘ 1 views

A restructurable (reconfigurable) parallel VLSI processor designed to minimize the operation delay time which can be generally used for various operations necessary for controlling an intelligent robot was proposed previously by the authors. This processor is constructed by connecting a number of pr