✦ LIBER ✦

Delta-sigma modulator with a 50-MHz sampling rate implemented in 0.18-μm CMOS technology

✍ Scribed by A. S. Korotkov; M. M. Pilipko; D. V. Morozov; J. Hauer

Book ID: 110215430
Publisher: Springer
Year: 2010
Tongue: English
Weight: 646 KB
Volume: 39
Category: Article
ISSN: 1063-7397
DOI: 10.1134/s106373971003008x

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 14-bit delta-sigma ADC with 8× OSR and

A 14-bit delta-sigma ADC with 8× OSR and 4-MHz conversion bandwidth in a 0.18-μm CMOS process

✍ Ruoxin Jiang; Fiez, T.S. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 929 KB

A 1.5-V direct digital synthesizer with

A 1.5-V direct digital synthesizer with tunable delta-sigma modulator in 0.13-μm CMOS

✍ Lindeberg, J.; Vankka, J.; Sommarek, J.; Halonen, K. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 308 KB

A 1-V, 82-dB, 2.5-MS/s, single loop, sin

A 1-V, 82-dB, 2.5-MS/s, single loop, single bit delta-sigma modulator in 0.13-μm CMOS technology

✍ Yonghong Tao; Libin Yao; Yong Lian 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 581 KB

Using CAD tools for shortening the desig

Using CAD tools for shortening the design cycle of high-performance sigma–delta modulators: A 16·4 bit, 9·6 kHz, 1·71 mW ΣΔM in CMOS 0·7 μm technology

✍ Medeiro, Fernando; Pérez-Verdú, Belén; De La Rosa, José M.; Rodríguez-Vázquez, Á 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 375 KB 👁 1 views

This paper uses a CAD methodology proposed by the authors to design a low-power second-order M. This modulator has been fabricated in a 0•7 m CMOS technology to be used as the front-end of an energy-metering mixed-signal ASIC and features 16•4 bit at a digital output rate of 9•6 kHz with a power con

[IEEE ESSCIRC 2004 - 29th European Solid

[IEEE ESSCIRC 2004 - 29th European Solid-State Circuits Conference - Estoril, Portugal (16-18 Sept. 2003)] ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705) - A 15 MHz bandwidth sigma-delta ADC with 11 bits of resolution in 0.13μm CMOS

✍ Di Giandomenico, A.; Paton, S.; Wiesbauer, A.; Hernandez, L.; Potscher, T.; Dorr 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 534 KB

[IEEE 2012 IEEE International Solid- Sta

[IEEE 2012 IEEE International Solid- State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2012.02.19-2012.02.23)] 2012 IEEE International Solid-State Circuits Conference - A 14.2mW 2.55-to-3GHz cascaded PLL with reference injection, 800MHz delta-sigma modulator and 255fsrms integrated jitter in 0.13μm CMOS

✍ Park, Dongmin; Cho, SeongHwan 📂 Article 📅 2012 🏛 IEEE ⚖ 303 KB